





DPAD1, DPAD2 Dual PicoAmp Diode

Features

- InterFET N0001H Geometry
- Low Leakage: 0.5pA Typical
- Low Capacitance: 0.8pF Typical
- RoHS Compliant
- Custom Package types Available

Applications

- High Impedance Protection Circuits
- Low Power Battery Circuitry
- High Impedance Diode Switching

Description

The -45V InterFET DPAD1 and DPAD2 are targeted for low power and high impedance applications. Leakages are typically 0.5pA at room temperatures. The DPAD series houses two parts per package. The TO-72 package is hermetically sealed and suitable for military applications.

Product Summary

Parameters		DPAD1 Min	DPAD2 Min	Unit
BV _R	Breakdown Reverse Voltage	-45	-45	V
IR	Reverse Current	-1 (Max)	-2 (Max)	pА
VF	Forward Voltage Drop	1.5 (Max)	1.5 (Max)	V


Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
DPAD1; DPAD2	Through-Hole	TO-72	Bulk



Disclaimer: It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.

TO-72 Bottom View









Electrical Characteristics

Maximum Ratings (@ T_A = 25°C, Unless otherwise specified)

	Parameters	Value	Unit	
VRGS	Reverse Gate Source and Gate Drain Voltage		V	
I_{FG}	Continuous Forward Gate Current	50	mA	
PD	Continuous Device Power Dissipation		mW	
Р	Power Derating		mW/°C	
Τı	Operating Junction Temperature	-55 to 125	°C	
T _{STG}	Storage Temperature	-55 to 125	°C	

Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			DPAD1		DPAD2				
	Parameters	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
BV _R	Breakdown Reverse Voltage	I _R = -1μΑ	-45			-45			V
I _R	Reverse Current	V _R = -20V			-1			-2	pА
VF	Forward Voltage Drop	I _F = 5mA		0.8	1.5		0.8	1.5	V
C _R	Capacitance	V _R = -5V, f = 1MHz			0.8			0.8	pF
$ C_{R1} - C_{R2} $	Differential Capacitance	V _{R1} = V _{R2} = -5V, f = 1MHz			0.2			0.2	pF






Order


Now

TO-72 Mechanical and Layout Data

Package Outline Data



Suggested Through-Hole Layout



- 1. All linear dimensions are in millimeters.
- 2. Four leaded device. Not all leads are shown in drawing views.
- 3. Package weight approximately 0.31 grams
- 4. Bulk product is shipped in standard ESD shipping material
- 5. Refer to JEDEC standards for additional information.

- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.